# Formal Verification of Application and System Programs Based on a Validated x86 ISA Model

Ph.D. Final Defense



Shilpi Goel shigoel@cs.utexas.edu Department of Computer Science The University of Texas at Austin

# Software and Reliability

Can we rely on our software systems?

Recent example of a serious bug:

CVE-2016-5195 or "Dirty COW"



- Privilege escalation vulnerability in Linux
- E.g.: allowed a user to write to files intended to be read only
- Copy-on-Write (COW) breakage of private read-only memory mappings
- Existed since around v2.6.22 (2007) and was fixed on Oct 18, 2016

# Tools for Formal Software Verification

How do we increase software reliability?

### **Point Tools**

- Low overhead
- Limited scope

#### Restrictive

#### **General-Purpose Tools**

- High overhead
- Unrealistic models

### Misleading

# Tools for Formal Software Verification

How do we increase software reliability?

### **Point Tools**

- Low overhead
- Limited scope

Restrictive



# Tools for Formal Software Verification



• This research:

General-purpose tool for formal software verification based on an accurate model of the x86 ISA

• Make formal verification of machine code a *practical* choice

### Why x86 Machine-Code Verification?

### • Why not high-level code verification?

- × Sometimes, high-level code is unavailable (e.g., malware)
- × High-level verification frameworks do not address compiler bugs
  - Verified/verifying compilers can help
  - × But these compilers typically generate inefficient code
- × Need to build verification frameworks for many high-level languages
- Why x86?
  - ✓ x86 is in widespread use

#### Goal

*Specify* and *verify* properties of x86 application and system programs

#### Goal

Specify and verify properties of x86 application and system programs





#### Goal

Specify and verify properties of x86 application and system programs



#### Goal

Specify and verify properties of x86 application and system programs



### Approach

- 1. Build a **formal, executable model of the x86 ISA** using ACL2
- 2. Develop a machine-code analysis framework based on this model that supports reasoning about
  (a) application programs, and (b) system programs
- 3. Employ this framework to verify
  - (a) application programs, and (b) system programs

### My Ph.D. proposal described:

- 1. x86 ISA model
- 2. (a) Libraries to reason about application programs
- **3.** (a) Verification of two application programs

### My Ph.D. proposal described:

- 1. x86 ISA model
- 2. (a) Libraries to reason about application programs
- **3.** (a) Verification of two application programs

### Focus of this talk:

- 1. New features of the x86 ISA model
- (b) Libraries to reason about system programs
- (b) Verification of a system program Zero-Copy

### My Ph.D. proposal described:

- 1. x86 ISA model
- 2. (a) Libraries to reason about application programs
- **3.** (a) Verification of two application programs

### Focus of this talk:

1. New features of the x86 ISA model

[Diss. Ch. 7]

- 2. (b) Libraries to reason about system programs [Diss. Ch. 10]
- 3. (b) Verification of a system program —<br/>Zero-Copy[Diss. Ch. 12]

#### My Ph.D. proposal described:

- 1. x86 ISA model
- 2. (a) Libraries to reason about application programs
- **3.** (a) Verification of two application programs

#### Focus of this talk: [Diss. Ch. 7]

- 1. New features of the x86 ISA model
- 2. (b) Libraries to reason about system programs [Diss. Ch. 10]
- 3. (b) Verification of a system program —<br/>Zero-Copy[Diss. Ch. 12]

	<b>STATUS: THEN</b>	<b>STATUS: NOW</b>	
x86 ISA Model	220 Opcodes	413 Opcodes	
Lemma Libraries	Support only for application programs	Support added for system programs	
<b>Case Studies</b>	Application programs	Added system program (Zero-Copy)	
Documentation	Largely developer-focused topics	Added user-focused topics, including a guide to debug failed proofs	

### *Accuracy* Reliable program

analysis

*Accuracy* Reliable program analysis *Execution Efficiency* Aid in co-simulations and testing

*Accuracy* Reliable program analysis *Execution Efficiency* Aid in co-simulations and testing

*Reasoning Efficiency* Reduce user effort,

e.g., support failed proofs' debugging

*Accuracy* Reliable program analysis

Usability

Balance verification effort and verification utility *Execution Efficiency* Aid in co-simulations and testing

**Reasoning Efficiency** Reduce user effort, e.g., support failed proofs' debugging

*Accuracy* Reliable program analysis

#### Usability

Balance verification effort and verification utility



*Accuracy* Reliable program analysis

#### Usability

Balance verification effort and verification utility







# Outline

Overview

#### **1.** Formal Model of the x86 ISA

- 2. Lemma Libraries for Machine-Code Verification
- 3. Case Studies

Concluding Remarks and Future Work

### Obtaining the x86 ISA Specification



Running tests on x86 machines



# x86 State

#### Focus: Intel's 64-bit mode

Basic Program Execut	tion Registers			Address Space		
Sixteen 64-bit Registers	General-Purpo	se Registers	2	2^64 -1		
Six 16-bit Registers	Segment Regi	sters				
64-bits	RFLAGS Regis	RFLAGS Register				
64-bits	RIP (Instructio	n Pointer Registe	er)			
PU Registers		l				
Eight 80- Register	bit rs	Floating-Poin <sup>.</sup> Data Register	t 's	0		
	16 bits 16 bits 16 bits	Control Regis Status Regist Tag Register	ter er			
6	4 bits	Opcode Regis FPU Instructio FPU Data (Op	ter (11-bits) on Pointer Reg erand) Pointer	ister Register		
1MX Registers			,	5		
Eight 64-bit Registers	MM	1X Registers				
(MM Registers						
Sixtee Re	en 128-bit gisters		XMM Registe	ers		



x86 State

#### Focus: Intel's 64-bit mode



Source: Intel Manuals Figure 2-2. System-Level Registers and Data Structures in IA-32e Mode

# Modes of Operation of the x86 ISA Model

#### **User-level Mode**

- Verification of *application* programs
- *Linear* memory address space (2<sup>64</sup> bytes)

- Assumptions about correctness of OS operations
  - Specification of system calls

#### System-level Mode

- Verification of *system* programs
- *Physical* memory address space (2<sup>52</sup> bytes)
  - Specification of paging
- No assumptions about OS operations

### Model Validation

*How can we know that our model faithfully represents the x86 ISA?* Validate the model to increase trust in the applicability of formal analysis



# Outline

Overview

1. Formal Model of the x86 ISA

#### **2.** Lemma Libraries for Machine-Code Verification

#### 3. Case Studies

Concluding Remarks and Future Work

# Supporting Symbolic Execution



Rules (theorems) describing interactions between these reads and writes to the x86 state enable *symbolic execution* of programs.

#### user-level mode



#### user-level mode



### user-level mode



### user-level mode



```
(defthm linear-mem-non-interference-user-level-mode
  (implies
    (and (disjoint-p las-1 las-2)
        (user-level-mode x86))
    (equal
    (read-mem las-1 r-x (write-mem las-2 bytes x86))
    (read-mem las-1 r-x x86))))
```

**las-1 las-2** – lists of linear addresses

# Reasoning about Paging is Complicated #1

1. Complicated data structures — hierarchical, with two to four levels of indirection, depending on the page configuration



# Reasoning about Paging is Complicated #1

1. Complicated data structures — hierarchical, with two to four levels of indirection, depending on the page configuration


1. Complicated data structures — hierarchical, with two to four levels of indirection, depending on the page configuration



1. Complicated data structures — hierarchical, with two to four levels of indirection, depending on the page configuration

	5 6 6 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	5 M <sup>1</sup>	M-1 333 210	2 2 2 2 2 2 2 2 2 2 2 2 2 9 8 7 6 5 4 3 2 1	2 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2	111 2109	8 7	65	5 4 3	3 2 1	0	
	Reserved <sup>2</sup>		Address of PML4 table			Ignored (				P √ Ig T	n.	CR3
	K D Ignored	Rsvd.	Address of page-directory-pointer table			lgn.	Rs	s I g A n		v U R V /S T /S W	1	PML4E: present
Ignored							٥	PML4E: not present				
	( ) Ignored	Rsvd.	Address of Reserved A I GB page frame			a Ign.	G 1	D /		v v r/s v	1	PDPTE: 1GB page
	lgnored	Rsvd.	,	Address of page directory Ign. Q A C W				v u r v /s v	1	PDPTE: page directory		
Ignored							٥	PDTPE: not present				
	( ) Ignored	Rsvd.	Ado 2MB p	dress of age frame	Reserved	A Ign.	G 1	. D A		v v R v /s v	1	PDE: 2MB page
	lgnored	Rsvd.	Address of page table Ign. <b>Q</b>   A C W/S				v v R V /S V	1	PDE: page table			
Ignored								٥	PDE: not present			
	( Ignored	Rsvd.	A	ddress of 4KB page 1	frame	lgn.	G A T	D		v U R V /S T /S W	1	PTE: 4KB page
Ignored					<u>0</u>	PTE: not present						

Figure 4-11. Formats of CR3 and Paging-Structure Entries with IA-32e Paging

1. Complicated data structures — hierarchical, with two to four levels of indirection, depending on the page configuration

Ē	5 6 6 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	5 M <sup>1</sup>	M-1 333 210	2 2 2 2 2 2 2 2 2 2 2 2 9 8 7 6 5 4 3 2 1	2 1 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3 2	11 2109	8 7	65	4 3	2 1	0	
	Reserved <sup>2</sup>		Address of PML4 table			Ignored C W D T			/ Ign		CR3	
	K D Ignored 3	Rsvd.	Address	Address of page-directory-pointer table Igr			Rs	g A	P P C W D T	U R /SW	1	PML4E: present
	Ignored								٥	PML4E: not present		
	K Ignored	Rsvd.	Address of 1GB page frame	Address of Reserved A GB page frame			G 1	DA	P P C W D T	U R /S W	1	PDPTE: 1GB page
	K Ignored	Rsvd.	ļ	Address of page directory Ign. Q g A C W/S				U R /S W	1	PDPTE: page directory		
Ignored								٥	PDTPE: not present			
	K Ignored	Rsvd.	Ado 2MB p	dress of age frame	Reserved A	A Ign.	G 1	DA	P P C W D T	U R //S W	1	PDE: 2MB page
	K D Ignored	Rsvd.	Address of page table Ign. <b>Q</b> I A C W/S				U R //s W	1	PDE: page table			
Ignored							٥	PDE: not present				
	K Ignored	Rsvd.	A	ddress of 4KB page 1	frame	lgn.	G A T	DA	P P C W D T	U R /SW	1	PTE: 4KB page
Ignored						<u>0</u>	PTE: not present					

Figure 4-11. Formats of CR3 and Paging-Structure Entries with IA-32e Paging

2. *Accessed and dirty flag* updates during paging structure traversals cause side-effect writes

Paging entries governing the translation of a linear address are *marked*.



- 3. Paging data structures are located in the physical memory
  - Physical memory cannot be accessed directly in the 64-bit mode not even by supervisor-mode programs.
  - In order to access a paging entry, the entry's own linear address needs to be translated to a physical address first.
  - Paging structures are mapped, too!

When is a linear memory read operation unaffected by a linear memory write operation?

system-level mode



19

When is a linear memory read operation unaffected by a linear memory write operation?



When is a linear memory read operation unaffected by a linear memory write operation?



When is a linear memory read operation unaffected by a linear memory write operation?



When is a linear memory read operation unaffected by a linear memory write operation?



```
(defthm linear-mem-non-interference-system-level-mode
(let* ((pas-1 (las-to-pas las-1 r-x (cpl x86) x86))
       (pas-2 (las-to-pas las-2 :w (cpl x86) x86)))
  (implies
   (and
    (disjoint-p pas-1 pas-2)
    (disjoint-p pas-2
                (paging-entries-paddrs las-1 x86))
    (disjoint-p pas-1
                (paging-entries-paddrs las-2 x86))
    (disjoint-p pas-1
                (paging-entries-paddrs las-1 x86))
    (system-level-mode x86)
    ;; <other simple hypotheses elided here...>
   (equal
    (read-mem las-1 r-x (write-mem las-2 bytes x86))
    (read-mem las-1 r-x x86))))
```

**las-1 las-2** – lists of linear addresses

```
(defthm linear-mem-non-interference-system-level-mode
(let* ((pas-1 (las-to-pas las-1 r-x (cpl x86) x86))
       (pas-2 (las-to-pas las-2 :w (cpl x86) x86)))
  (implies
   (and
    (disjoint-p pas-1 pas-2)
    (disjoint-p pas-2
                (paging-entries-paddrs las-1 x86))
    (disjoint-p pas-1
                (paging-entries-paddrs las-2 x86))
    (disjoint-p pas-1
                (paging-entries-paddrs las-1 x86))
     Complicates precondition discovery
   A large number of hypotheses makes it challenging to
                                                    ))
   discover interesting and/or non-obvious preconditions.
```

**las-1 las-2** – lists of linear addresses

- *Common case*: reads to fetch the next instruction or obtain program's data
  - A program and its data are usually disjoint from system data structures
  - Why pay the penalty of side-effect A/D flag updates for these reads?

- *Common case*: reads to fetch the next instruction or obtain program's data
  - A program and its data are usually disjoint from system data structures
  - Why pay the penalty of side-effect A/D flag updates for these reads?
- *Optimization:* separate side-effect A/D flag updates from other updates

- *Common case*: reads to fetch the next instruction or obtain program's data
  - A program and its data are usually disjoint from system data structures
  - Why pay the penalty of side-effect A/D flag updates for these reads?
- *Optimization:* separate side-effect A/D flag updates from other updates
- Two sub-modes of operation: *marking* and *non-marking* mode
  - Marking Mode: true specification of the x86 ISA
  - Non-marking Mode: side-effect updates to A/D flags suppressed
    - Simpler theorems, easier precondition discovery

- Non-marking mode: simpler theorems, easier precondition discovery
- Modus Operandi:
  - First verify a program in the non-marking mode and then port it over to the marking mode
- Caveat:
  - Works for programs that do not rely on side-effect A/D flag updates
  - Can always reason directly in the system-level marking mode

When is a linear memory read operation unaffected by a linear memory write operation?

system-level non-marking mode



When is a linear memory read operation unaffected by a linear memory write operation?





```
(defthm linear-mem-non-interference-system-level-non-marking-mode
(let* ((pas-1 (las-to-pas las-1 r-x (cpl x86) x86))
       (pas-2 (las-to-pas las-2 :w (cpl x86) x86)))
  (implies
   (and
    (disjoint-p pas-1 pas-2)
    (disjoint-p pas-2 (paging-entries-paddrs las-1 x86))
    (system-level-non-marking-mode x86)
    ;; <other simple hypotheses elided here...>
   (equal
    (read-mem las-1 r-x (write-mem las-2 bytes x86))
    (read-mem las-1 r-x x86)))))
```

# Reducing Reasoning Overhead in Marking Mode

In the **system-level marking mode** of operation:

- Memory reads disjoint from the paging data structures automatically ignore side-effect updates to A/D flags
  - Provided all the additional disjointness conditions are specified

# Reducing Reasoning Overhead in Marking Mode

In the **system-level marking mode** of operation:

- Memory reads disjoint from the paging data structures automatically ignore side-effect updates to A/D flags
  - Provided all the additional disjointness conditions are specified
- Conditional Congruence-based Rewriting:
  - Rewrite read-mem to read-mem-alt if applicable; use congruence rules to allow read-mem-alt to ignore side-effect updates to A/D flags

# Reducing Reasoning Overhead in Marking Mode

In the **system-level marking mode** of operation:

- Memory reads disjoint from the paging data structures automatically ignore side-effect updates to A/D flags
  - Provided all the additional disjointness conditions are specified

#### • Conditional Congruence-based Rewriting:

 Rewrite read-mem to read-mem-alt if applicable; use congruence rules to allow read-mem-alt to ignore side-effect updates to A/D flags

#### • Program Comprehension:

- Memory read operation in terms of read-mem: target is a paging entry
- Memory read operation in terms of read-mem—alt: target is disjoint from paging structures

# Outline

Overview

- 1. Formal Model of the x86 ISA
- 2. Lemma Libraries for Machine-Code Verification

#### **3.** Case Studies

Concluding Remarks and Future Work

- Copies data by modifying the paging structures so that both the src and dst are mapped to the same physical memory location
  - Zero copies exist in reality
  - Can be used for implementing the Copyon-Write (COW) technique



- Copies data by modifying the paging structures so that both the src and dst are mapped to the same physical memory location
  - Zero copies exist in reality
  - Can be used for implementing the Copyon-Write (COW) technique
- Establishing this program's correctness is critical:
  - Linear memory is the only view of memory available to 64-bit x86 programs.
  - An incorrect setup of paging structures can cause security leaks and crashes in otherwise correct programs.



#### **Constraints:**

- Data to be copied: 1GB
- Source and destination are 1GB-aligned



#### **Destination Linear Address**

#### **Constraints:**

- Data to be copied: 1GB
- Source and destination are 1GB-aligned



#### **Destination Linear Address**

#### **Constraints:**

- Data to be copied: 1GB
- Source and destination are 1GB-aligned

#### Key Challenge:

Discovering and specifying the conditions under which this program operates correctly



**Destination Linear Address** 

**Proved Functional Correctness:** implementation of a zero-copy program meets the specification of a simple copy operation.

- 1. **[Copy Occurs]** The 1GB of data at the destination's linear addresses in the *final x86 state* is the same as the 1GB of data at the source's linear addresses in the *initial x86 state*.
- 2. **[Source is Unmodified]** The 1GB of data at the source's linear addresses in the *final x86 state* is the same as the 1GB of data at the source's linear addresses in the *initial x86 state*.
- **3. [Program is Unmodified]** The program in the *final x86 state* is the same as that in the *initial x86 state*.

**Proved Functional Correctness:** implementation of a zero-copy program meets the specification of a simple copy operation.

- 1. **[Copy Occurs]** The 1GB of data at the destination's linear addresses in the *final x86 state* is the same as the 1GB of data at the source's linear addresses in the *initial x86 state*.
- 2. **[Source is Unmodified]** The 1GB of data at the source's linear addresses in the *final x86 state* is the same as the 1GB of data at the source's linear addresses in the *initial x86 state*.
- **3. [Program is Unmodified]** The program in the *final x86 state* is the same as that in the *initial x86 state*.

Around **120 preconditions,** mostly about the **disjointness** of different regions of the memory (e.g., program, data, stack, paging entries)



**View of Linear Memory** 

# Outline

Overview

- 1. Formal Model of the x86 ISA
- 2. Lemma Libraries for Machine-Code Verification
- **3.** Case Studies

#### **Concluding Remarks and Future Work**

### Review

#### My Ph.D. proposal described:

- 1. x86 ISA model
- 2. (a) Libraries to reason about application programs
- **3.** (a) Verification of two application programs

#### Focus of this talk: [Diss. Ch. 7]

- 1. New features of the x86 ISA model
- 2. (b) Libraries to reason about system programs [Diss. Ch. 10]
- 3. (b) Verification of a system program —<br/>Zero-Copy[Diss. Ch. 12]

	<b>STATUS: THEN</b>	<b>STATUS: NOW</b>					
x86 ISA Model	220 Opcodes	413 Opcodes					
Lemma Libraries	Support only for application programs	Support added for system programs					
<b>Case Studies</b>	Application programs	Added system program (Zero-Copy)					
Documentation	Largely developer-focused topics	Added user-focused topics, including a guide to debug failed proofs					

## Contributions

#### Formal, executable specification of the x86 ISA (IA-32e mode)

- Accurate reference of the x86 ISA
- Fastest formal simulator of its kind
- Tools that support its use as a practical instruction-set simulator

#### **Reasoning framework for x86 machine-code analysis**

- Automated symbolic simulation of x86 machine-code programs
- Supports reasoning about system data structures

#### Verification strategies that can be adopted to verify a variety of machinecode programs

**Documentation of engineering aspects of building a large-scale formal analysis framework** 

## **Opportunities for Future Research**

<b>Operating System Verification</b>	<i>User-friendly Program Analysis</i>
detect reliance on non-portable or	automate the discovery of
undefined behaviors	preconditions
<i>Multi-process/threaded Program</i>	<b>Reasoning about the Memory</b>
<i>Verification</i>	<b>System</b>
reason about concurrency-related	determine if caches are (mostly)
issues	transparent, as intended
<i>Firmware Verification</i>	<i>Micro-architecture Verification</i>
formally specify software/hardware	x86 ISA model serves as a build-to
interfaces	specification

### Publications

**Shilpi Goel**, Warren A. Hunt, Jr., and Matt Kaufmann. *Abstract Stobjs and Their Application to ISA Modeling*. In Proceedings of the ACL2 Workshop 2013, EPTCS 114, pp. 54-69, 2013

**Shilpi Goel** and Warren A. Hunt, Jr. *Automated Code Proofs on a Formal Model of the x86*. In Verified Software: Theories, Tools, Experiments (VSTTE'13), volume 8164 of Lecture Notes in Computer Science, pages 222–241. Springer Berlin Heidelberg, 2014

**Shilpi Goel**, Warren A. Hunt, Jr., Matt Kaufmann, and Soumava Ghosh. *Simulation and Formal Verification of x86 Machine-Code Programs That Make System Calls*. In Proceedings of the 14th Conference on Formal Methods in Computer-Aided Design (FMCAD'14), pages 18:91–98, 2014

**Shilpi Goel**, Warren A. Hunt, Jr., and Matt Kaufmann. *Engineering a Formal, Executable x86 ISA Simulator for Software Verification*. In Provably Correct Systems (ProCoS), 2015
[Source Code]

#### [Documentation]

x86isa in the ACL2+Community Books Manual



# Thanks!

# Extra Slides



- Program obtains input from the user via read system calls.
- System calls are *non-deterministic* for application programs.



#### **System-level Mode**

**Programmer-level Mode** 

- Program obtains input from the user via read system calls.
- System calls are *non-deterministic* for application programs.

#### **Functional Correctness Theorem:**

Values computed by specification functions on standard input are found in the expected memory locations of the final x86 state.

Specification for counting the characters in str:

```
ncSpec(offset, str, count):

if (well-formed(str) && offset < len(str)) then

    c := str[offset]

    if (c == EOF) then

       return count

    else

       count := (count + 1) mod 2^32

       ncSpec(1 + offset, str, count)

    endif

endif
```

oint for all inputs.

- Program obtains input from the user via read system calls.
- System calls are *non-deterministic* for application programs.

#### **Functional Correctness Theorem:**

Values computed by specification functions on standard input are found in the expected memory locations of the final x86 state.

	Crossification fo	· · · · · · · · · · · · · · · · · · ·	
l	Specification IQ	Resource Usage.	
	ncSpec(offset	Resource osage.	
		–Program and its stack are disjoint for all inputs	
	if (well-fo	–Irrespective of the input, program uses a fixed	
	c := str[		
	if (c ==	amount of memory.	
	return count		
	else count := (count + 1) mod 2^32		
	ncSpec	<pre>ncSpec(1 + offset, str, count)</pre>	
	endif		
	endif		

- Program obtains input from the user via read system calls.
- System calls are *non-deterministic* for application programs.

#### **Functional Correctness Theorem:**

Values computed by specification functions on standard input are found in the expected memory locations of the final x86 state.



# Zero-Copy: View of Physical Memory



# Reasoning & Execution Efficiency: Abstract Stobjs

- Layered modeling approach mitigates the trade-off between reasoning and execution efficiency.
- Abstract stobjs were added to ACL2 in response to the needs of this research project.



x86 ISA Model

## Review: Timeline

#### Adhered to the timeline envisioned in the proposal:

Spring 2015 – Summer 2015: Specifying more x86 instructions; modeling the system descriptor tables to support segmentation and interrupts; formulating and proving properties about paging data structure traversals and modifications

*Fall 2015:* Choosing and simulating system program(s), such as an optimized data-copy program; this would identify the x86 features that need to be modeled in order to support the program's execution and verification

*Spring 2016*: Verification of the target program(s)—this includes discovering and specifying properties of interest; it may also involve re-visiting modeling choices made earlier

**Summer 2016 – Fall 2016:** Dissertation writing and final defense

*Data point*: envisioning how long a verification effort will take is becoming predictable

## Deliverables

Formal Specification

A formal, executable x86 ISA model (64-bit mode)

Instruction-Set Simulator

- Executable file readers and loaders (ELF/Mach-O)
- A GDB-like mode for dynamic instrumentation of machine code
- Examples of program execution and debugging

Code Proof Libraries

- Helper libraries to reason about x86 machine code
- Proofs of various properties of some machine-code programs

Manual

Documentation

## x86 ISA Model



A Run of the x86 Interpreter that executes k instructions

#### **Interpreter-Style Operational Semantics:**

- **x86 State:** specifies the components of the ISA
- Instruction Semantic Functions: specifies instructions' behavior
- Step Function: fetches, decodes, and executes one instruction
- Run Function: takes n steps or terminates early if an error occurs

## Independence of Page Walks

- Proved using **congruence-based reasoning** in ACL2
  - Define an *equivalence relation* that states that two x86 states are equivalent if their paging structures are equal, modulo the A and D flags, and the rest of the memory is exactly equal.
  - Prove that the x86 state produced by a page walk is equivalent to the initial x86 state.
  - A page walk returns the same physical address for a linear address, given equivalent x86 states.

## Successive Linear Memory Reads

**System-level Marking Mode** 

```
(mv-nth 1 (rb las-1 r-x-1
      (mv-nth 2 (rb las-2 r-x-2 x86))))
=
(mv-nth 1 (rb las-1 r-x-1
      <writes to A flags of las-2's translation-governing entries>)
```

The above expression can be simplified to

```
(mv-nth 1 (rb las-1 r-x-1 x86))
```

only if physical addresses corresponding to las-1 are disjoint from the physical addresses of the translation-governing entries of las-2.

### Successive Linear Memory Reads

**System-level Non-marking Mode** 

because, in the non-marking mode:

```
(mv-nth 2 (rb las-2 r-x-2 x86)))
=
x86
```

- 3. Paging data structures are located in the physical memory
  - Physical memory cannot be accessed directly in the 64-bit mode not even by supervisor-mode programs.
  - In order to access a paging entry, the entry's own linear address needs to be translated to a physical address first.
  - Paging structures are mapped, too!

- 3. Paging data structures are located in the physical memory
  - Physical memory cannot be accessed directly in the 64-bit mode not even by supervisor-mode programs.
  - In order to access a paging entry, the entry's own linear address needs to be translated to a physical address first.
  - Paging structures are mapped, too!



- 3. Paging data structures are located in the physical memory
  - Physical memory cannot be accessed directly in the 64-bit mode not even by supervisor-mode programs.
  - In order to access a paging entry, the entry's own linear address needs to be translated to a physical address first.
  - Paging structures are mapped, too!



- 3. Paging data structures are located in the physical memory
  - Physical memory cannot be accessed directly in the 64-bit mode not even by supervisor-mode programs.
  - In order to access a paging entry, the entry's own linear address needs to be translated to a physical address first.
  - Paging structures are mapped, too!



- 3. Paging data structures are located in the physical memory
  - Physical memory cannot be accessed directly in the 64-bit mode not even by supervisor-mode programs.
  - In order to access a paging entry, the entry's own linear address needs to be translated to a physical address first.
  - Paging structures are mapped, too!



- 3. Paging data structures are located in the physical memory
  - Physical memory cannot be accessed directly in the 64-bit mode not even by supervisor-mode programs.
  - In order to access a paging entry, the entry's own linear address needs to be translated to a physical address first.
  - Paging structures are mapped, too!

